High voltage power transistor development by Hower, P. L.
  
 
 
N O T I C E 
 
THIS DOCUMENT HAS BEEN REPRODUCED FROM 
MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT 
CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED 
IN THE INTEREST OF MAKING AVAILABLE AS MUCH 
INFORMATION AS POSSIBLE 
https://ntrs.nasa.gov/search.jsp?R=19820010632 2020-03-21T10:25:55+00:00Z
HI:'-,-
.., P. L ...... r Y. C. 180 
P ...... red for 
IlATlCIIAL AEIOIAUTICS' SPACE AIIa.ISTMTI. 
IIASA Ulwts Research center 
Contract lAS 3-2194' 
(NASA- CR-l 554 7) HIGU VOLTAGE 
TRANSISTOR DE V ELOP~ENT f .ln~l R 
, 979 - S-.:! P • 1 9 1 (. s tin bus e 
Corp.) sa p HC AO~/MF A01 
OWER 
port , Nov. 
lectrlc 
S L 0 " 
G3/33 
r-.8 -1 S J 6 
nclas 
o 163 
. 
I 
'~-----''1''''r:--~-'~--~~-~-~--; .. ,-ff"---- ------------y~ .. ----~-
,. Report No. r------------------------,--------.----------------~----------------------_, 
1
2. GOYer""""t AcctIIIIon No. 3. Recipient" Cltal<J9 No. 
NASA CR-16554 i' ClD-ll 015-CE 
4. Tltl. IIId Subti.l. 
HIGH VOLTAGE POHER TRANSISTOR DEVELOPMENT 
7. Author(,' 
P. L. Hower and Y. C. Kao 
9. ""'forming Orgenilltion Nlm. Ind Addreu 
Westinghouse Electric Corporation 
Pittsburgh. PA 15235 
6. R.pon Ott-
October 30. 1981 
8. Performing Orgllnlz'ltlon Code 
8. Performing Orgllnlzld"'"1 R.port No. 
81-9F5-HTRAN- R5 
-------1 '0. Work Unit No. 
11. Contrect or Grlnt No. 
NAS 3-21949 
'3. Type of R.pon end Period Covered 
..... 12-,-S-po-n-IOI'-,n-g-Agt-nc-y-N-.m-.-.n-d-A-d-.d-r .. -s------------------1 Final Report for the p~riod 
November 1979 - Seotember 1981 
National Aueronautics and Space Administration Lewis Center 14. Sponsoring Agency Code 
Cleveland. Ohio 
16, Suppl.ment.ry Notes 
116. Abstrlct 
This program has been successfully completed and a total of 50 :ransistors that 
meet the specifications has been shipped to NASA Lewis Resea~ch Center. Twelve extra 
devices that were sent to Westinghouse AED. Lima, Ohio. for experimental work on NASA 
Remote I'ower Controller Program have been performing satisfactorily in the breadboard 
circuits. ' 
This final report describes work per':'ormed under this contract. Technique improvements 
such as controlling the electric field at the surface and perserving lifetimes in the 
collector region have advarlced the statE! of the art in high-voltage transistors. These 
improvemr'lts can be applied directly to the development of l2uO-volt. 200-ampere 
transi stors. 
~-------------------------------~---------------------------------~ 17. Key Words (Suggested by Author(s)) 
Voltage, currents. trans; stors. 
collectors. lifetimes. performance. 
attachments/devices, high. power, 
fat.'ri ca ti on 
18. Distribution Statement 
Unc1~~sified -- unlimited 
119. Security Classif. (of this report) 
I 
20. Security Classif. (of ~is page) 21. No. of Pages 22. Pric!)· 
L, ________________ -L ________________ ~ ______ ~ ______ ~ 
• For sale by the National Technical Information Service, Springfield, Virginia 22151 
NASA-C-!ti8 (Rt>\·, Ii· 71) 
i 
----~----------~ 
, 
I 
r 
PRECEDING PAGE BLANK NOT F1I.MED 
CONTENTS 
LIST OF FIGURES .................................................. f)' i v 
L 1ST OF TABLES.................................................... vi 
1. INTRODUCTION •••••••• " ..... r •••••••••••••••••••••••••••••••••••• 1 
2. DESIGN CONSIDERATIONS •• 
• • • • • • • • • • • It •••••••••••••••••••••••• " •• 3 
2.1 Device Parameters • . . . . . . . . . . . . . . . . . . . . . . 3 
2.2 Emitter Geometry Design ••••••••••••.•.• ............. 5 
3. FABRICATION PROC~DURES •.•..••••....••••.••.••..••..••.•...•.•. 12 
4. 
5. 
6. 
EVALUAT;)N. -
:!" ... ···················~!~~~~e~~e 
4.'2 
4.3 
4.4 
Current Cain Data. 
Switching Performance .• 
Switchj~g Power Loss .. 
Forward Sa_~-Operating Area. 
. ..... . 
APPLICATIONS •.•..•.•••.•......• " ..•...••.•....•. f • 
SUMMARY AND CONCLUSION •••.••.••••.•••••••••••••••••••••••••••• 
16 
16 
22 
28 
28 
39 
40 
7. REFERENCES ••••.•••.•••••••••••••••.•••••••••••• ~ • • • • • • • • • • • • •• 41 
APPENDICES ....•.••.••..••...•..•... ,. ................... ' •.•..••.•• •• 42 
ACKNOWLEDGEMENTS ••••••••••••••••••••• " •••••••••••••••••••••••••••• 48 
iii 
LIST OF HGURES 
Figure 
1 General shape of the triple-diffused impurity 
pr()file ................. It •• " ••••••••••••••••• II ••••••••••• 6 
2 Mask cl.twign A for high-voltage transistors •. ......•...... 7 
3 Ma&k design B for high-volt&ge transistors ..•.••....•.•.• d 
4 Mask design C for high'~voltage transistors •...•.•.......• 9 
5 :n-mm transistor fusf .. on" " " " " , " " " " " " " , " " " " " " " " " " " " " . , " " • , " 14 
6 Pac.kage used for the high-voltage transistor .••.•.•.....• 15 
7 Collector Characteristics for device 10/11-#1 at 
three different current levels •.•........................ 17 
8 Collector characteristics for device 14-#39 at three 
different current levels ......................••...••. ··· 18 
9 Measured hFE vs. IC for devices from run 10/11 ........... 19 
10 Measured hFE vs. IC for devices from run 14 with 
moder~t:e liEet/Llne in the co1lecto'" reglon ...... , ......... 20 
I 
~ 11 Measured hFE vs. IC for devices for run 14 with very good lifetimes in the collector region •......•...... 21 
12 Test circuit used for switching-performance 
evalua tion. . . . . • . . . . . . . . . . . . . . . • . . . . . . . • • • . . . . • • . . . . . • . .. 23 
i,3 The turn-on and the turn-off switching waveforms 
of transistor 14-113~_ . ••••.••••••••••••••.••••.. 0 ••••••• 24 
14 The rate of rise af IC is independent of VCE, Ie 
a nd I B" " " , , ·e , 0 " " " .., " , ill , , , " , , , " ,.. ... ~ " .. " " " " " " .. " " " " " " " " II .. " " , "" 2 5 
15 Turn-off delay on device 14-1112 as affected by 
CHE. Ie, and lB·· .. ························•············ .. '26 
16 Turn-off delay on deVice 14-1113 as affected by 
VeE and lB ••• ···.,········································ 27 
17 Turn-off waveforms and power losses measured 
from device 10/11-111 •••••••••••••••••• , •••••••••••••••••• 29 
iv i 
1 
J 
18 Block diagram fo.r energy··'loss measurement •.. A •••••••••• •• 
30 
19(a) Eoff VS. I , for device 10/11-111 • ••••.•••••...•••••••.••.• 
31 
., 
19(b) Eoff vs. IBR for device 10/11-#1 ......................... 
32 
20(a) Eoff VS. Ie for device 14-1/39 J •••••••• iI •••••••••••••••••• 
33 
20(b) Eoff VS. IBR for de\ice 14-#39 . . . . . ( ... , ................... 
3[' 
21(a) Eoff VS. 
. for device 14-1113 . ........................... 3S J .., 
v 
21(b) Eoff VS. ISR for device 14-#13 . ...................... " .. 
36 
22 A comparison of calculated and measured forward SOA •••••• 
37 
I 
r 
LIST OF TABLES 
'rABLE 
1 Optimu'm Design Results................................... 4 
2 A Comparison of Three Emitter Designs., •••••..•••..•.•..• 11 
A-l Target Specifications for High-VoltagQ, 
Power-Switching Transistors •••••••.••••••••••••••..•.•••• 42 
B-1 Process Flowchart with Boron Diffusion ••..••..••..•.•.•.• 43 
B-2 Process Flowchart Developed Under 
Contrac t NAS3-18916 ...................................... 44 
C-l T'2st Results on Units for Run lO/ll ...................... 45 
C-2 Test Results on Units for Run 14 ......................... 46 
I 
~. 
vi 
-~ 
I 
~ 
-~--------~-~---
1. INTRODUCTION 
The major objective of this program has been to develop a 
technology for fabricating large-area, high-voltage transistors for use 
in advanced power-switching applications. The device was to be 33 mm in 
diameter with a collector-e~itter sustaining voltage VCEO (sus) lying 
between 1000 and 1200 volts. Also, it was to be capable of switching a 
collector current of 30 amperes at a voltage of at least 900 volts, 
corresponding to a "power-switch-product' of 81 kVA. 
The program was intended to make use of processing technology 
devploped under NASA Contract NAS3-18916. The success of that program 
has resulted in the development of a new production line of high-power 
switching transistors at the Westinghouse Semiconductor Division. Under 
that contract, many of the problems associated with adapting high-power 
thyristor technology for making the transistor were solved, and a number 
of advances in the art of designing, fabricating, and evaluating high-
power switching transiators were achieved. Under the present contract, 
such new advances have been extended to high-voltage transistors. In 
addition to developing new processing methods for achieving high-voltage 
junctions and high lifetime in the collector region, new methods of in-
process testing and rating of high-voltage switching performance have 
been included. 
This program has been successfully completed and a total of 50 
transistors that meet the specifications of the contract requirement 
(for target specifications, see Appendix A) ',ave been shipped to NASA. 
Furthermore, 12 extra transis' -G have been sent to Westinghouse 
Aerospace Electrical Division (A.,), Lima, Ohio, for experimental work 
on the NASA Remote Power Controller Program. Devices have been 
performing satisfactorily in the breadboard circuit. 
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This final report describes the work performed under this 
contract. Follvwing this introductory section is a description of the 
design considerations (Section 2), the fabrication p~ocesses 
(Section 3), the results (Section 4), the applications (Section 5), and 
Lhe summary and conclusion (Section 6). 
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2. DESIGN CONSIDERATIONS 
Previous studies(1,2) have established that the design of 
transistors requires a compromise. ~ higher blocking voltage leads to a 
smaller collector c~rrent IC at a given current gain hFE' To fulfill 
both the blocking voltage and the collector current requirements, it is 
>l!!vantageous to treat the effective emitter area AE as an independent 
parameter so that other device parameters can be determined to satisfy 
the blocking-voltage requirement. Once such device parameters are 
chosen, AE cau he determined to meet the collector-current requirement 
at a given hFE. For this reason, design considerations for high-voltage 
transistors will be taken up in two separate parts: the device param-
eters and the emitter geometry design. 
2.1 Device Parameters 
Based on the optimu .. design for high-voltage switching trans is-
tors~(1) uevice parameters such ss the collector impurity toncentration, 
NO, and the collector width, WC, can be determined at a minimum 
effective emitter atea, AE' A computer program(2) has been established 
to obtain this optimization. Using this program, calculated results for 
a npn transistor with VCEO(sus) = 1000 and 1200 volts are listed in 
Table 1, where calculations were madf~ under the conditions that emitter-
c~1lector volts VCE = 2.5 volts, electron mobility ~ = 1300 cm2/v-sec, 
and the emitter junction Gummel number ~ = 5 x 1013 cm-4/sec. Values 
of I in Table 1 were calculated from the. equation(3) that 
o 
(1 J 
3 
j 
• 
------ -
~-.'I .. .-----~-
-- ""'I rr 
Table 1. Optimum Design Results 
p 
VCEO(sus) VCBO hFE IC AE NC ohm Wc hFEO 10 
volts volts Amp cm2 cm-3 
-cm lJDl Amp 
1200 2408 12 20 4.96 4.9 x 1013 97 159 23.6 8.05 
6.1 x 1013 I' 1000 2013 12 30 4.43 ]91 129 24.0 10.7 
Note: Calculations were made with 
~ , 
(a) VCE = 2.5 volts 
} 
, 
~ (b) ~ = 1300 cm2/V-S 
(c) ~ 5 x 1013 cm-4/sec , 
(c) Io q ~ VCE AE ND/'l-Ic, 
•• _ .. _ .......... __ •. _~". _._~. __ .. __ . __ ........ ___ . ~ .£.-__ .:.. ___ ._~ __ ~<_ ........... ...._.....~~ __ ~_ 'Xv. '_~ . ..-...~.w.-..........._ .. ,'--_..:. ~. __ ti .... c \:\\ _ • 7777 
· I 
l , 
r 
-~ 
--" -------~----
The impurity distributions and the device parameters are 
diagrammed in Fig. 1. tn addition to NC and W ... I"thm device parameters 
such as WBO, XJBC, and the impurity distributions of thp. base and the 
emitter regions are the s~me as that developed p~eviou6ly under contract 
NAS3-18916. 
2.2 Emitter Geometry Design 
It is well known that t=ansistorq require narrow emitter width 
and long perimeter length to improve the switching performance. 
However, for the process developed for making 060 transistors, when a 
molybdenum preform is used to achieve contact to the c:mitter area· 
excessive reductions in emitter width will le~d to difficulties in 
attaching the preform to the emitter area. FurthE.rmore, with reduced 
emitte~ width and extended emittpr perimeter length, the resistive drop 
along a very thin, narrow base strip may exceed the tolerable. limit to 
cause a nonuniform current 15 '.stri'':mtion. Practical dJfficulties have 
restricted the freedom in choosing emitter geometries. Conventionally, 
for 3 gi~en device size the emitter design should have: 
(a) an emitter width no less than th~ dimension that can be 
handled easily with the molybde~um preform, 
(b) an emitter perimeter as long as possible, and 
(c) a wide enough spacing in the base contacting area to 
minimize the lateral resistive drop caused by the base 
current. 
Within these guidelines, three different emitter designs 
designated as A, B, and C, as shown respe~tively in Fig. 2, 3, and 4, 
have been used for the high-voltage transistors. 
Figure 2 shows the geometry of design A. The clear area at the 
center is the base area; narrow, clear strips are the emitter areas; the 
dark lines separate the emitter from the base areas. The emitter width, 
the perimeter length, and the area are 635 ~ (25 mils), 73.5 em, and 
2.65 cm2, respectively. A wide emitter width eases the difficulty in 
attaching the molybdenum preform. The pattern of the emitter strips 
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Figure 1. General shape of the tripl.e-diffused impurity profile 
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Figure 2 . Mask design A for high-voltage translst0rs 
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Figure 3. Mask design B for high-voltage cransistors 
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X70 C 
Figure 4. Mask design C for high-voltage t~ansistors 
9 
pennits the arrangement to have an equal distance betweett the base 
contact at the center and the different parts of the emitter areas at 
the outer rim. In addition, a large spacing between the emitter strips 
aims at lowering the base resistance. This spad.ng increases with 
decreasing diameter to tolerate an increase in base currents at the 
center. 
Figure 3 shows the geometry of design B, which is the same os 
that shown :f.n Fig. 2. The ('lear arC'a at the center is the basej the 
n~trow strips, the emitter; Rnd the dark lines, the separation. Design 
B has eight s<'parate sections, each 'durrollnded by tht' bRse area so that 
the base C'urrt:'ut hss a('cess to the erdtter strips at che outer rim. 
Th:l8 design features a milch nar.rower C'mttter w:tdth, a longer ped.meter 
leng'!'h, and II much larger spacing between the emitter strips to minimize 
the base drop. The emitter width, tl\l' per:lmett'r length, llnd tlH.' arC'H 
are 381 ~m (1~ mils), 117.9 em, and 2.19 cm2 , respectively. A sm1l11er 
·"Ldth lengtl1l'ns tIll' perim~~tC'r but rt.'dtlCes the l'mittl'r area. 
B(.'callsl' it has 3 narrower emit tel' w.Ldth om! ~'lght sC'pnrlltl' IWt'-
tions, this dl~s18n l"eqllirt's n dl[[l'l"l'nt l1lo1ybcil>I1lUlI pn'form. Tlw pn'form 
must lwv(' 1lIH' solde C'ldll'd with a pntll'rn that is a mirro" imngC' l)[ till' 
l'mitter. TIll' (,cehed depth Is h'ss than tht:' total prl'fonn thlt'knNls. 
This way, onl' prl'form l',lI1l11akl' contact to all f.l'1r,ht 1H'l'tl0l1s. Also, tIll' 
olltsidl' l'dgl' ()f the pn.'.fonn 8110\l1d hav(' straight lines in till' snm(' \vay 
as that "r till' ('llIlttc't' pattern 1n on\('r tn (,111H' tIll' <lifft('ult'~r In 
111igninf, tlw preform with tlw ('mlttl'r. 
Variolls mnsking and dl'llnl'nlion prohlems were en('ountl'l"l'd with 
dl'slgns A and B, and it was dpcldl't\ to \lSl' all alrl'ady l'xlsttnr, pattl'rn 
tn fabril'llte transistors wirhin till' tinll' nvnllnhlp for llw program. 
FIgure I, shows til<' ('mll tl'r diffllslnll mask uspd for tlw hlgh-
t'urrl'nt dl'viel's(2) (NAS3-~.11RO). TIlt' dnrk spnkl's l'o11lwdl'd to till' dark 
l'irt'1l' [it tilt.' ('('lltl'r an' the bast' art'l1s; tlw nar1'owt'r dork cOllt'l'nlr:il' 
rings, th(' ~mItter art.'o; and the '_or oren, the st.'parations bt'twl'cn 
lhl'm. As described in dC'tail in thl' final report, (2) this design hilS a 
10 
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special feature whereby the preform lowers the base resistance, thus 
improvin3 the current gain at high currents. This design has been used 
successfully in developing high-current transistors to carry a base 
current of 170 amperes. The emitter width, the perimeter length, and 
the area are 508 I.Ill (20 mils), 121 cm, and 3.3 cm2, respectively. This 
design has yielded excellent devices. 
A comparison of dimensions and special features of these three 
designs are listed in Table 2. Results listed in Table 2 indicate that 
design C 1s superior to designs A and B. The use of a special preform 
has maximized both the emitter area and the emitter perimeter length. 
Otherwise, the emitter areas decrease with increasing emitter perimeter 
length so more and more area is taken up by the base contact. 
Table 2 - A Comparison of Three Emitter Deb~gns 
Width Perimeter Area 
Design l.Ill/mils length cm cm2 Preform 
A 635/25 73.5 2.65 Regular 
B 381/15 117.9 2.19 Special 
C 508/20 121 3.3 Special 
11 
j 
I 
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3. FABRICATION PROCEDURES 
Two different fabrication processes were investigated under this 
program. The first one, done primarily at the R&D Center, involves the 
use of boron diffusion to form the base-collector junction. The objec-
tive of this approach was to simplify the diffusion steps (for details 
see Appendix B, Table B-1). However, after several trial runs, the 
result was not successful. After boron diffusion, the junction showed 
excessive leakage current, and the process was abandoned later when such 
poor I-V characteristics did not improve with phosphorus diffusion and 
gettering. 
The second process, used primarily at Westinghouse Semiconductor 
Division at Youngwood, Pa., is the same as that developed under contract 
NAS3-18916 (for details see Appendix B, Table B-2). Most of the steps 
are conventional silicon-processing procedures, where steps such as deep 
phosphorus depOSition and drive, single-side lapping and polishing, 
silicon-molybdenum alloying, surface bevelling, etc. are peculiar to 
high-power device fabrication processes. 
The starting materials were n-type silicon wafers, 33 mm in 
diameter with a resistivity between 80 and 100 ohm-em corresponding to a 
doping concentration of 3.B to 5 x 1013 cm- 3 . The thickness after 
cleaning and etching was 343 '* 10 \.lI1l (16.5 '* 0.4 mi 1s). After det'p 
phosphorus diffusion and drive, wafers were machine lapped and polished 
on one side to the desired thickness, then diffused to form the base-
collector and the emitter-base junctions. Two-point spreading 
resistance measurements were used to determine the impurity profile 
after each diffusion step. When the diffusions were completed, the 
collector was attached onto a piece of molybdenum disc by alloying and 
the eaitter was metallized with evaporated aluminum. The emitter-base 
12 
j 
I , 
-. 
junction characteristics were screened an~ the devices were surface 
bevelled, etched, and passivated. After attaching the preform on the 
emitter, they were tested and packaged. Pictures of a diffused and a 
packaged device are shown in Figs. 5 and 6, respectively. 
During the process, the lifetime of the collector regicn was 
monitol'ed at each step by using open-circuit decay measurements. 
Invariably, the lifetime increases with phosphorus diffusion. 
13 
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Figure 5. 33-mm transistor fusion 
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Figure 6 . Package used for the high-vc..ltage transistor 
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4. EVALUATION 
Devices were tested for their VCEO(sus), VCBO, and hFE values at 
different IC before and after packaging. Such results on two batches of 
devices are listed in Appendix C (Table C-l aDd Table C-2). Other tests 
including the current-gain data, switching performance, switching power 
losses, and the forward safe-operating area are described separately 
below. 
4.1 Current-Gain Data 
Figures 7 and 8 show the switching waveforms at three current 
levels, respectively, for device #1 from run 10/11 and for device #39 
from run 14. In each figure, the upper photo shows the current gain at 
low current, the middle photo at moderate current, and the lower photo 
at high-current levels. The differences between these runs are: devices 
from run 10/11 have a VCEO(sus) at - 1200 volts (with Wc ~ 140 ~m) and a 
lifetime at around 40 to 60 ~sec, whereas devices from run 14 have a 
VCEO(sus) at around 1000 volts (with Wc '" 90 )..m) and a lifetime at 
around 50 to 100 ~ec. 
pieures 9, 10, and 11 show the measured hFE as a function of IC 
for six different devices. Fig. 9 shows results of devices #1 and #3 
from run 10/11. With lifetimes in the range between 40 and 50 ~sec and 
the G = hFEIC emitter area of 3.3 cm2 for the mask design C, the value 
of 10 was 5.1 amperes. Figs. 10 and 11 show results of devices from run 
14 with moderate and very high lifetimes. In both cases, the G was 
higher than 360 amperes. The calculated value of 10 is 7.6 amperes. 
16 
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Figure q. Measured hFE vs. Ic for devices from run 10/11 
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Figure 10. 
Measured hFE VS. Ic for devices from run 14 with 
moderate lifetime in the collector region 
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Figure 11. Measured hfE VS, Ic Eor devices for run 14 with very good lifetimes ~n the collector region 
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Figures 9, 10, 11 show that the desired gain current product was 
exceeded for run 14 (We ~ 90 ).til) but, for run 10/11, measured G was 
slightly less than the goal of 240 amperes. The most likely reason for 
this behavioc is the lifetime difference which appears to influence Ge , 
the emitter Gummel number. (2) I.arger values of L generally give larger 
Ge ' 
4.2 Switching Performance 
Figure 12 shows the testing circu!~ used for switching-
performance evaluations. Th~ base drive consists of widely spaced pulse 
trains which permit steady-state conditions to exist in the inductor but 
with low average-power loss. Low power losses minimize the temperature 
fluctuation during measurements of the turn-on and the turn-off losses. 
Figure 13 shows the turn-on and the turn-off swi tching waveforms 
of device 14-039. Fig. 13(a) is a photo covering the entire switching 
cycle; Fig. l3( b~.t ehe turn-oc; Figure 13(c) at the turn-off. At 
turn-on, Ie incr~~des slowly but VeE falls within half a microsecond. 
The circuit inductance limits the rate of rise of I,;. At turn-off, Ie 
falls within O. 5 ~ec. 
Figure 14 shows the effect of the circuit inductance in Ie. The 
rate of rise of Ie remained the same when VeE was incn~ased from 300 to 
500 volts and Ie from 40 to 60 amperes. IB had no effect on Ie when it 
WF:S increased from 4 to 10 amperes. 
Figures 15 and 16 show the rurn-off waveforms for devices 14-012 
and 14-#13. In both Fig. 1s(a) and (b), with an increase in VeE the 
device did not turn off until sometime later at the end of the base 
current. This delay disappeared, as shown in Fig. l5(c), at higher IB 
and even at much higher Ie. Since this delay in turn-off occurred only 
on devices 14-012 and 14-013, the long lifetime in these two devices' 
areas is probably responsible for such behavior. 
22 
i 
1 j 
r.' · -~-
. .' 
i 
---- -
iB 9 ms 
~s 
36136r-
~···Ilr ......... -.rv1r.--!' 
N 
W 
--I 2 ~o 16 Pulses l--
Base 
Drive 
iC 
rUT 
Owg. 6439A26 
-=- Vee 
e 
--" , 
~ i 
\ 
Figure 12. Test circuit used for switching-performance evaluation 
'_~'_'.-."'_".""""""""" __ .~ ,. ........... "IFht. ~_--....... _ * err ., < • • J 
I 
( a) 
( b) 
( e) 
ORIGINAL PAGE IS 
Of POOR QUALITY 
- VCE 
- I B 
- I 
B 
Dl'vlce , 14 - f 39 
V CE = 100 V/em 
T= 25°C 
IC = 10 A/em 
IB ;:: 2 A/em 
t= 5 ~s/em 
VCE = I00V/em 
T = 25°C 
Ic = 10 A/em 
IB = 2 A/em 
t=2IJs/em 
ton 
'If 1"'1' = 100 V /em 
... -
T = 25°C 
IC = 10 A/em 
IB = 2 A/em 
t= IlJs/em 
toft 
Figur p 11. Th urn-on and th turn- ff witching wa y [ r ms of 
t ran i t r 1 4 - -If 
4 
t 
i 
-. 
IC 
VCE 
Is 
( a) 
IC 
VCE 
IB 
( b) 
( e) 
Device 114-25 
V CE = 100 V/em 
T = 25°C 
IC = 20 A/em 
IS = 2 A/em 
t = 2 ~ s/em 
V CE = 100 V /em 
T= 25°C 
Ic = 20 A/em 
Is = 2 A/em 
t = 1 ~s/em 
V CE = 200 V /em 
T = 25°C 
IC = 20 A/em 
IS = 2 A/em 
t = 2 ~ s/em 
Figur 14 . Th rate of rise of IC is i ndepend nt of VCE ' 
r C. and IB 
25 
RM- 90484 
•. 
ORIGINAL F' C ... 
OF POOR QU LIT'( 
-v E 
Uevice 14 - 112 
V CE= 100 V /em 
T = 25°C 
IC = 10 A/em 
18 = 5 I./em 
t = 21J s/cm 
E = 0.5 V/em with a 
Scale Factor = 5 kVA 
V CE = 200 V /em 
T = 25°C 
IC = 10 A/em 
I8=2A/em 
t=2lJs/em 
v C E = 200 V / em 
T = 25°C 
Ic = 20 A/em 
18 = 10 A/em 
t = 0.5 IJ s/em 
E=2.0V/emwith a 
Scale Factor = 5 kVA 
Figur 15 . Tu rn-off d la ' on d vice 14-#12 as affe t d by CBE , 
IC' and IB 
26 
RM- 0 65 
-. 
ORIG r ~ ~ . 
Of POOR (i h 
Device '14-13 
V
eE =I00v/em 
T = 25°e 
Ie = 10 A/em 
IB=2A/em 
t= 1 ~s/em 
V
eE =I00v/em 
T = 25°e 
Ie = 10 A/em 
IB = 2 A/em 
t = 2 ~s/em 
p =2. 5 kw/em 
veE = 200 V / em 
T = 25°e 
Ie = 20 A/em 
IB = 10 A/em 
t=0.5~s/em 
p = 10 kW/em 
Figu r 16. Turn-o ff delay on devi ce l4- l l3 as aff c ted by VeE 
and IB 
27 
RM-906 4 
-. 
Figure 17 shows the turn-off waveform for device 10/11-H1. The 
waveforms labelled P and ;:g as shown in Figs. 15 to 17 are measurements 
of the switching-power loss in the turn-off period. The following 
section describes such measurements in detail. 
4.3 Switching Power Loss 
Figure 18 shows the block diagram for energy-loss measurement. 
The pulse waveforms labelled P as shown in Fig. 17(/1) and (c) are 
products of VeE and Ie. During the turn-off period, the gate pulse as 
shown in Fig. 17(b) is the gate period in which the integration is 
performed. The dc-volt meter reading gives directly the energy loss 
during the gate period. 
Energy losses were measured at tg C 2, 3, and 4 ~sec. For 
consistency, the gate shuts off always at the time that the base current 
ends. As observed in Fig. 17(b) and (c), a ~-~sec gate covers 
essentially all of the energy loss. Increasing tg to 3 and 4 ~sec only 
gave a small correction in losses. Figs. 19, 20, and 21 show the 
measured results on devices 10/11-#1, 14-#39, and 14-#13, 
respectively. In each figure, (a) shows the turn-off energy loss Koff 
vs. Ie, with VeE as a parameter; (b), Eoff vs. the reverse base current 
IBR with Ie as a parameter. Among the devices, 14-tl39 has the lowest 
loss; 10/11-#1 the highest. 
4.4 Forward Safe-Operating Area 
Figure 22 shows a comparison between the calculated forward 
safe-operating area (SOA) for different puls~ times assuming a single 
pulse of duration tp and measured results. The solid lines are the 
calculated curves obtained by using measured, transient thermal-
impedance data together with the criterion that the transistor bec0mes 
thermally unstable at a particular junction to case temperature. (The 
temperature will be a function of Ie and impedance RE') Sin.:e the 
transistor must be in a thermally unstable mode for some time before it 
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reaches second breakdown, these predictions will be conservative for 
short pulse times, e.g., tp.i 1 me. The dot and the circle in Fig. 22 
are the measured results at the onset ·\f thermal instability for de'lices 
10/11-#12 and 10/11-#15, respectively. Devices went into second 
breakdown after thermal instability, i.e •• they did not show st:ah\e hot 
spots. Measurements for both devices agree well with theory. 
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5. APPLICATIONS 
Earlier this year, six devices from run 10/11 were sent to 
W~~tinghouse AED, Limb, Ohio, for experimental work on the NASA Remote-
Power Controller progrc..m. Devicee are operated in a circuit with a 
normal load of 25 amperes at 900 volts. In transient, when switching 
off a sh,rt circuit into a 900-volt blocking condition, devices may 
carry ~urrents up to 150 to 200 amperes for a few ~ec. With proper 
circuit prGtection, devices functioned adequately in such applications. 
However, after a period of time, all six devices were destroyed when 
operated under conditions without protective cir~uits. 
Earlier, one (or two) device was destroyed under normal 
operating condition. It was not known that during the turn-off period, 
without voltage applied, the turn-off time was as long as 100 ~sec. It 
was speculated that such long turn-off time was responsible for over-
heating the device. This problem has been rectified by applying voltage 
(4 to 5 volts) at the collector during the turn-off time. With applied 
voltage to sweep out the carriers, the observed turn-off time was down 
to 10 ~ec. 
Subsequently, another six units from run 14 were sent to AED. 
These devices have been functioning satisfactorily for this application. 
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6. S"JMMARY AND CONCLUSION 
We have succassfully demonstrated our ability to fabricate 
transistors with VCEO(sus) in the range between 900 to 1200 volts and 
with current-gain products in the range between 200 and 400 amperes. 
Starting with the process developed under contract NAS3-18916, 
improvements have been made in controlling the electric field at the 
surface and in preserving the lifetime in the collector region. With 
these improvements, we have obtained devices with VCBO as high as 1800 
volts and lifetimes as high as 100 ~ec. We are confident that these 
improvements can be applied to 1200-volt. 200-ampere trafisistors on 50-
mm diameter fusions. 
We have fulfilled the contract requirements. A total of 50 
prototype transistors that meet the target specifications have been 
delivered to NASA. A complete listing of test results is contained in 
Appendix C. Table C-l and Table C-2. In addition, we have supplied 
transistors to Aim, Lima, for the experimental work on NASA's Remote-
Power Controller Program. These devices ha?e been functioning satis-
factorily in the breadboard circuit. 
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APPENDIX A 
TABLE A-I - TARGET SPECIFICATIONS POR HIGH-VOLTAGE 
POWER-SWITCHING TRANSISTORS 
Charact~r ht les with Test Condit 10ns 
RFP 
Value 
Propos.d 
Value Unitt; 
---------------------------------------
1. V CEO (sus) 
5. IC (peak) 
6. IC (continuour.) 
8. hFE 
9. VeE (sat) 
10. 
11. 
12. 
13. 
14. 
15. 
16. 
17. 
18. 
19. 
VSE (sat) 
ReJC 
PT 
TJ 
t * D 
t * r 
t * S 
t * f 
Collector-emitter Sustainina Voltaae 
at IC • 200 mA, IB • 0, 300 us pulse 
Collector-base Voltage at IC - 200 mA 
Max Gain-Collector Current Product 
atVCE -2.5V 
• VCEO(sus) - 1000 V 
• VCEO(sus) • 1200 V 
Max Base Current 
• Pulsed l<2% duty cycle) 
• Continuous de 
Max Collector Current, pulsed 
at VCE - 2.5 V 
• VCEO(sus) • 1000 V 
• VCEO(sus) • 1200 V 
Max Collector Current, continuous 
atVCE -2.5V 
• VCEO(sus) - 1000 V 
• VCEO(sus) - 1200 V 
Direct current gain for VCEO (sus) ~ 1000 V 
• Ic - 30 A. VCC-2.5V 
1000 min 
1200 max 
360 
235 
40 
20 
120 
80 
60 
40 
12 
Direct current gain for VCEO (sus) - 1200 V 
• IC - 20 A. VCE-2.5V 12 
Collector-emitter Saturation Voltage 
at IC - 20 A. IS - 2 A 1.0 
Sase-emitter Saturation Voltage 
at IC - 20 A. IS - 2 A 1.2 
Thermal Resistance Junction to Case 0.1 
Power Dissipation at Case Temp., TC - 75°C 250 
Operating and Storage Junction Temp. Range -50 to 200 
Turn-on Delay 0.1 
Rise Time (10 to 90% IC) 0.5 
Storage Time 2.5 
Fall Time (90 to 10% IC) 0.5 
Sallie as 
RFP 
Same as 
RFP 
Same as 
RFP 
Same as 
RFP 
150 
'00 
Same as 
RFP 
Operating environment Typical Space Vacuum and 
Zero "g" 
Non-operating Survivability Typical Spacecraft Launch 
Shock and Vibration 
V 
V 
V 
A 
A 
A 
A 
A 
A 
A 
A 
V 
V 
°C/w 
w 
°c 
\.IS 
\.IS 
us 
\Js 
*1.11 switching times measured with resistive load, supply voltage, VCC - 200 v~--roA,---- -----
IBl • IB2 - 2A using 100 us pulses with duty cycle <2%. 
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APPENDIX B 
TABL! B-1 - PROCESS PLOWCHART WITH BORON DIFf'USION 
Dwg. i749All 
Starting Wafer 
105-135 Q em N 
I 
Phosphorus 
Deposition 
I 
Single Side 
Etch 
I 
Oxidation & 
Drive 
1 
Boron Diffusion 
& Drive 
I 
Open Emitter 
Windows 
I 
Phosphorus 
Diffusion & Drive 
Note: Remaining steps same as steps 8 to 12 as shown in Table B-2 
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APPENDIX 1 
TABLE 1-2 - PROCESS FLOWCHART DEVELOPED UNDER CONTRACT 
NAS3-18916 
n 
n+ 
2 n Cn+ 
, n 
n+ 
• r= n+ ~ 
s ~~<J !l n J F' 
6 r= ~ aza r::' 
~' 
• F~' 
9 51/"." AIIDJ ] [~m~~~r' 
w F'~~' 
II 
12 
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r APPENDIX C 
I 
TABLE C-l - TEST RESULTS ON UNITS FOR RUN 10/11 
Packaged 
Lifetime 250 V CEO(sus) IB @ IC '"" 
No. ( sec) (Volts) (Volts) 40At 50At 60At Remarks 
11 38 2270 975 5.5 8.3 11.8 
12 40 595 975 6.0 9.(\ 12.9 Lima 
13 33 1520 1000 8.2 11.9 16.7 
14 40 Broke down 
1.5 18 1080 1050 13.7 22.2 31.1 Lima 
16 48 tJ90 1040 7.4 10.8 1.5.2 L138 
17 36 1550 1000 6.5 9.7 13.8 Lima 
21 Ed 1260 1020 9.9 15.8 23.0 
22 34 1390 1000 6.9 10.9 16.0 
23 U 1650 1050 9.5 15.2 21.2 
~ 24 45 1710 1075 8.2 12.3 17.7 U1 25 70 1740 1060 7.5 11.2 16.1 
26 34 1320 1050 10.6 16.2 23.0 
27 42 1320 1050 10.9 16.4 23.6 
28 36 1410 1050 12.1 18.6 26.5 
29 36 1470 1050 10.0 15.1 22.0 
30 41 1720 1050 10.2 15.7 22.8 
31 22 1240 1050 13.7 21.5 30.2 
32 42 1300 1050 8.5 12.8 18.4 
1 39 (Shakey) 1150 8.9 12.8 1.84 
900v/2.5 mA 
2 29 1125V 1.25 mA 1240 9.8 12.9 18.4 
19 30 1160V /.5 mA 1210 6.1 9.0 12.9 
20 45 1070v/.5 IDA 1150 5.1 7.7 10.7 
tVCG = 2.5V 
l ........... ," " b t". .. '...... .. .......... _ •. _ " __ = ___ 1115.0 ___ l1li2II1II."'." 
,.' _. -~-...---~-~-
( 
TABLE C-2 - TEST RESULTS ON UNITS FOIl RUN 14 
Uoit 
I B @ Ie = 
N~ l 30A~ 40A~' 50A·- 75A 
VCEO(sus) VCBO 
5 74 llS 1.8 2.9 4.2 969V 1310V/.5 mA. 
7 54 lls 2.1 3.3 4.9 951V 1000V/8.0 IDA 
10 77 llS 1.7 2.8 4.2 925V 
1200V/2.5 IDA 
11 66 llS 1.6 2.5 3.8 7.8 969V 1200V /1. 0 mA. 
12 80 llS 1.8 3.0 4.5 1010V 
1250V/2.5 IDA 
15 86 llS 1.7 2.7 4.0 959V 1220V/2.5 mJ. 
21 61 llS 1.6 2.6 4.0 937V 1050V/1.1 aA 
LIMA 22* 74 llS 1.7 2.5 3.7 882V 
1000V/1 mA. 
~ 
cr-> 3.4 4.9 968V 1280V/.25 mA 
i 
14-1 79 llS 2.1 
t 
14-2 13 llS 1.7 2.7 4.1 935V 
1360V/.25 mA 
14-5 73 llS 1.7 2.8 4.1 943V 
1400V/.5 IDA 
~ ; 14-~ 68 llS 1.4 2.4 3.6 870V 
1280V/.25 IDA 
I 14-8 83 lJs 1.7 2.8 4.2 948V 1330V/.25 mA l 
I 
t 14-9 83 llS 1.8 2.8 4.1 
941V 1400V/.25 IDA 
J 14-10 
85 \is 1.5 2.4 3.6 944V 1310V 1.25 IDA 
! 14-12 100 liS 1.7 2.7 4.0 929V 
1290V/.25 IDA 
I 
i~ 
14-13 100 llS 1.5 2.5 3.6 956V 
1400V/.6 IDA 
14-14 61 lis 1.7 2.9 4.3 914V 
1270V/1 IDA 
14-15 85 S 1.7 2.9 4.4 943V 
1430/.5 IDA 
~ ;'VCG = 2.SV 
J 
ft. dbbO h ~.--'-.-- ................ ~ 
Packaged VEBO 
.,I 7V/25 mA. 
.,I 7V/0 
.,I 7V/0 
.,I 7V/40 aA 
.,I 7V/90 IIA 
.,I 7V/60 IIA 
.,I 7V/40 IIA 
.,I 7V/50 IIA 
.,I ~V/O 
.,I 8V/.5 mA 
.,I 7V/3 IaA 
.,I 7V/0 
I 7V/0 
.,I 7V/20 IIA 
.,I av/o 
.,I 8V/O 
.,I 7v/20 pl. 
.,I 7V/30 IlIA 
9V/0 
hFE 
25 
25 
24 
28 
26 
24 
27 
30 
15 
22 
28 
34 
26 
22 
28 
23 
24 
23 
26 
_.- ,,- ... 
• 
• d s. « 

,.. 
'. ,
ACKNOWLEDGEMENTS 
The authors wish to thank H. N. Sterrett, L. E. Hohn, and 
D. F. Carnahan for carrying out the experimental work. rhey are also 
grateful to co-workers C. K. Chu and L. S. Chen at the Semiconductor 
Division, Youngwood, PA, for their advice and assistance in this 
program. 
48 
j 
~ 
1 
I 
